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Abstract—A new dimension of wireless sensor network 
architecture design is emerging where hundreds to thousands of 
ultra-light low-cost sensor nodes are required to collectively 
perform a spectrum of distributed remote sensing missions in 
hostile conditions, predominantly those encountered in space. 
Research is underway to investigate the feasibility of fabricating 
survivable self-powered sensor nodes monolithically with 
commercially available SiGe BiCMOS technology. This paper 
presents simulation and test chip results of two novel and 
essential building blocks: a photovoltaic/solar cell power supply 
and an environmentally tolerant microprocessor, based on 
radiation hardening by design and asynchronous logic. 
I. INTRODUCTION
The wireless sensor network concept emerged in the early 
1990’s, popularized by the “Smart Dust” concept in 1992. The 
first Smart Dust implementation was a battery-powered 
multichip module (MCM) featuring a microelectromechanical 
system (MEMS) corner cube reflector for optical 
communications. A monolithic solar-powered variant emerged 
soon after based on Silicon-on-Insulator (SOI). More cost-
effective printed circuit board (PCB) radio-enabled variants 
have been commercialized by Crossbow Technology, Inc. [1]. 
One emerging wireless sensor network application is for 
hostile environments, particularly those where extreme 
thermal or radiation environments may exist, such as in space. 
Since 1993, satellite miniaturization efforts have pointed 
towards chip or wafer scale as the ultimate goal, primarily due 
to the prospect of cost-effective mass-production of satellites. 
During the decade to follow, many design approaches were 
proposed, but relied on expensive manufacturing technologies. 
In 1999, the Surrey Space Centre set a long-term goal of 
building and flying a satellite-on-a-chip.  
Recently, satellite-on-a-chip has gained appeal in the 
context of space sensor networks performing a spectrum of 
massively distributed missions supporting increasing scientific 
and remote sensing goals. A feasibility study was launched in 
2005, revealing that a monolithic system-on-a-chip (SoC) 
implementation is possible, but numerous external 
components may be required, such as a sensor, power supply, 
passives, crystal clock, and RF antenna [2]-[3]. 
Figure 1. Conceptual SpaceChip system configuration 
A satellite-on-a-chip design, named “SpaceChip”, has been 
proposed, which is based on a monolithic silicon germanium 
(SiGe) bipolar complementary metal-on-silicon (BiCMOS) 
SoC approach as shown in Fig. 1 [1]. In addition, the cost-
effectiveness of this approach versus other packaging 
alternatives, including traditional PCBs “PCBSat” and MCMs 
“MCMSat” has been assessed [4]. Recently, the Smart Dust 
team published a feasibility study on an RF-based SoC 
approach [5], where they also concluded that monolithic SoC 
integration is the ultimate goal for sensor nodes, but many 
large off-chip components are still required. 
This paper discusses three of the underpinning 
technologies, which are required to achieve a true monolithic 
SoC implementation of a sensor node for hostile environments 
as follows. Section II presents the development and results to 
date of integrated solar cells. Section III briefly summarizes 
the tradeoffs and implementation of a radiation hardened by 
design (RHBD) library. Section IV debates the merits of an 
asynchronous microprocessor implementation in the context 
of power efficiency, performance, and area. 
II. INTEGRATED CMOS SOLAR CELLS
Power distribution, regulation, and control aspects of an 
on-chip power system can be met with basic wiring, 
switching, and regulation circuitry in CMOS. The challenge 
lies in monolithic power generation and storage via solar, 
chemical, nuclear, mechanical, or electromagnetic sources. 
Recent “micro power” research in energy harvesting gives 
several new options for SoC applications [1]. The focus of this 
work is on integrated solar cells. 
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Solar cells are typically fabricated with dedicated silicon 
or gallium arsenide processes optimized for efficiency, which 
are incompatible with CMOS. In addition, CMOS does not 
provide insulating features, as in SOI, which facilitate series 
connections of cells to reach required operating voltage levels. 
Consequently, monolithic CMOS solar cell research is quite 
sparse. Three known examples are a self-powered 
microprocessor [6], artificial vision implants [7], and basic 
research into self-powered circuits [8]. None of these efforts 
reported their efficiency results, apart of an estimated 
efficiency of 1% [11] for the solar cell design in [6]. 
Monolithic integration of CMOS, MEMS, and 11% efficient 
solar cells, has been demonstrated in SOI [9]. However, SOI is 
not yet widely available commercially, so MCM integration of 
solar cells is a typical solution used for miniature systems.  
A. Integrated CMOS Solar Cell Design 
A different approach to solar cell design in CMOS is 
presented here, which aims to overcome the limitations of 
previous implementations. The 0.35 ?m SiGe BiCMOS (S35) 
process from austriamicrosystems (AMS) is used throughout 
this work due to its cost effectiveness, lack of light-blocking 
layers, and support for integrated radio in future work. 
The initial photocell design explores the use of NPN SiGe 
large area transistors, which are thin and close to the surface. 
The standard NPN SiGe bipolar junction transistor (BJT) 
structure is modified to maximize the collector-base (CB) 
region and minimize the base (B) contact area, which is left 
floating. The advantage of this approach is that the photocell 
bias is positive with respect to the substrate, which is essential. 
However, test chip results reveal that the NPN CB junction is 
not activated, and that the underlying n-p junction creates the 
dominant photocurrent, with a negative bias with respect to 
the substrate. 
The photocell is redesigned to improve efficiency by 
removing the ineffective NPN SiGe transistor layers. This 
simply leaves a large p-n junction, created by the standard n-
well implant into the intrinsically p-type substrate. Fig. 2 (left) 
shows the basic layout of a single cell. Fig. 2 (right) is a cross-
sectional view along A illustrating the active area (black 
square) and surrounding polysilicon and metal layers. The key 
to maximum efficiency is the careful placement of these layers 
so that the foundry does not fill over the active region, as this 
process has no metal or poly blocking layers available. 
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Figure 2. Single solar cell layout (left) and cross-section along A (right) 
Unlike SOI, there are no insulating layers in typical CMOS 
processes beyond the gate oxide. This creates a problem as the 
single-cell open circuit voltage in CMOS is about 0.5 V. To 
achieve the minimum operating voltage, the appropriate 
number of cells must be connected in series. 
Recently, a conventional single-chip (without external 
passives) charge pump design has been reported for energy 
harvesting applications using external solar cells [10]. A 
subthreshold negative charge pump is currently under 
investigation and is proposed as a solution for providing useful 
power from integrated solar cells in CMOS. 
B. Integrated CMOS Solar Cell Test Results 
Solar cells from AMS S35 run 1550 test chips are 
subjected to AM0 solar conditions per ASTM E-490 (1366.1 
W/m2). Summary current and power measurements are 
presented in Fig.3. The average efficiency is an encouraging 
2.4%, vs. 1% from previous work [11]. The improved cells 
from run 1791 resulted in 3.44% efficiency as shown in Fig. 4, 
which is a 40% improvement over the first attempt. 
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Figure 4. Solar cell current vs. voltage, AM0, test chip 1791 
III. RADIATION HARDENING BY DESIGN
Extreme radiation conditions can be experienced in 
nuclear power plants, industrial plants, the upper atmosphere, 
and in space. The total dose of ionizing radiation (TID) causes 
gradual system degradation, resulting in an increase in power 
consumption and slower operation. In addition, high-energy 
particles, such as electrons, protons, and heavy ions, can cause 
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single event effects (SEE), predominantly upset (SEU), 
latchup (SEL), and now more commonly, transient (SET). 
One decade-old open-source foundry-independent har-
dening solution at the IC level is RHBD. The disadvantage is 
that the approach has area and power penalties. Annular 
nMOS transistors mitigate TID-induced edge-leakage 
mechanisms. Guard rings reduce parasitic TID effects and can 
eliminate SEL. The inherent increased drive strength (width) 
of the transistors, due to meeting minimum design rules for the 
annular nMOS then balancing with pMOS, increases the SEU 
threshold and reduces SET. Additional redundancy techniques 
can be applied where higher SEE hardness is required. A 
typical test case in 0.25 ?m CMOS, exceeding most mission 
requirements, is reported in [12] as follows: 
? TID > 1 MRad (Si) 
? SEL > 110 MeV-cm²/mg @ 125 ?C (latch-up free) 
? SEU < 1x10-12 errors/bit-day @ 2.25V 
A. RHBD Library Design 
A digital cell library is designed for the AMS S35 process 
(HITKIT 3.70) in the Cadence DFII framework (2006-2007 
5.1.41). A list of available core logic and I/O pads are listed in 
Table I. The layout of an RHBD inverter is shown in Fig. 5. 
The library is minimum sized based on process design rules. 
TABLE I. RHBD CORE LOGIC CELLS AND I/O PADS
Core logic cells 
AOI210 DF1 MUX21 NOR20 XOR20 
AOI220 DFC1 NAND20 NOR30 TIE0 
AOI310 DFP1 NAND30 NOR40 TIE1 
BUF2 INV0 NAND40 OAI210 Fill cells 
Input/Output pads 
Input Output Bidirectional VDD GND 
Figure 5. RHBD layout of an inverter shown in Virtuoso 
In addition to the hardened layouts, the Assura design 
verification rules are modified to enable accurate length and 
width calculations of the annular transistor. This also enables 
accurate UltraSim full-chip simulations. Abstract views are 
also available for the SOC Encounter place and route tool. An 
improved timing library enables more accurate NC-Verilog 
simulations. The RTL Compiler (synthesizer) is also used. 
B. RHBD Test Results 
The “MIPS” microprocessor architecture is used as the 
baseline design for comparative purposes in this section and in 
section IV [13]. To keep the test chips small and affordable, a 
16-bit, four-register, fixed-point, memory-less MIPS central 
processing unit (CPU) is implemented with the minimum 
instruction set: load word, store word, branch on equal, add, 
subtract, logical AND, logical OR, set on less than, and jump. 
Two traditional synchronous CPU designs are fabricated 
on AMS S35 run 1725. The baseline CPU designed with the 
AMS S35 standard cell library has an on-chip core area of 
approximately 400?400 ?m excluding the power rings and I/O 
pads. The RHBD CPU has a core area of 700?700 ?m, exactly 
three times as large as shown in Fig. 6. The increased area is a 
mitigation strategy, which results in a significant power 
penalty.  
         
Figure 6. Comparison of the MIPS CPU core areas 
IV. ASYNCHRONOUS RHDB LOGIC 
This section presents a novel case-study approach to power 
reduction of RHBD circuits using asynchronous logic design. 
Asynchronous logic design has existed since the 1950’s, 
offering potential power savings and performance 
improvements with a tradeoff in design complexity and small 
area penalty. In its purest form this circuit design approach 
aims to minimize transistor switching. Due to the variety of 
circuit types and implementation techniques, the design 
process can be quite complex [14]. Consequently, the 
synchronous approach is the industry standard due to its 
relative simplicity and design automation support. Recent 
advances in asynchronous design tools and commercially 
offered devices is promising. There are two known previous 
attempts to utilize RHBD with asynchronous logic [15], but 
until now, a proper case study has not been presented. 
Most recent asynchronous work using new synthesis tools 
save power and reduce electromagnetic interference (EMI) by 
“de-synchronizing” a clocked circuit, which basically removes 
the global clock tree and replaces it with internal handshaking 
between major functional blocks. This approach cannot 
achieve absolute minimum switching, but has demonstrated 
solid power and EMI reduction results [16]. 
A. Asynchronous RHBD Design Case-Study 
The MIPS CPU outlined in section III.B is used in the 
case-study presented here. The employed asynchronous design 
methodology is design-specific and serves the purpose of 
illustrating how asynchronous logic can reduce the power 
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penalty of the application of RHBD. Fig. 7 shows the block-
diagram of the asynchronous MIPS CPU. The steps taken to 
de-synchronize the design are as follows:  
1. Remove unused inverting outputs of library cells 
2. Improve the MIPS control circuit to minimize latching 
3. Replace the global clock with a set of delay elements to 
“ripple latch” the data-path in hazard-free order as shown 
in Fig. 8, taking care not to “double switch” 
4. Implement unique clock gating in each register 
Figure 7. MIPS Block Diagram Showing Ripple Latch Sequence 
Test results from three MIPS CPU chip implementations 
are shown in Table II and Fig. 9. The asynchronous RHBD 
test chip is made on AMS S35 run 1791. All results are for a 
16.67 MHz clock rate. All three test chips passed full 
functionality testing. Further testing is underway to measure 
the average power consumption. 
TABLE II. COMPARISON OF TEST RESULTS
Test
Chip
Total
Transistor
Width (?m)
Core
Area
(?m) 
Average
Power (mW) 
(Simulated) 
Baseline 16,088 400×400 6 
+RHBD 60,450 700×700 17 
+Async 55,973 720×720 12 
Figure 8. Power simulation results of all three approaches  
(A worst-case clock cycle is illustrated) 
V. CONCLUSION
A cost-effective monolithic system-on-a-chip approach is 
under investigation to fabricate large numbers of wireless 
sensor nodes for hostile environments including space. Two 
essential building blocks have been developed and reported 
on. An improved integrated solar cell design has demonstrated 
an efficiency of 3.44%, which is triple the performance of 
previous results. A subthreshold negative charge pump is 
under investigation to complete the power supply. 
Asynchronous logic has been applied to a radiation hardened 
by design microprocessor, reducing the power penalty by 
45%. This approach provides environmental tolerance to 
radiation and temperature extremes. 
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